

Top-level Refinement in Processor Verification

Sava Krstić, Byron Cook, John Launchbury, and John Matthews

Oregon Graduate Institute
{krstic, byron, jl, johnm}@cse.ogi.edu

Abstract. We provide a framework for the specification and verification of high-performance processors. As an example, we give a high-level specification and correctness proof for a processor that uses speculation, register renaming, superscalar out-of-order execution, and resolution of memory dependencies. The specifications of its three concurrently operating units are very general and can be refined independently, so that our proof covers a whole family of microarchitectures. Abstract treatment of data, representation of on-the-fly instructions as transactions, and a history table containing the full information of a processor's run are the main features of the proof.

1 Introduction

A variety of formal verification tools are now in use in various phases of hardware design; [2, 8, 17] are but a few notable examples. At the microarchitectural level, however, the real use of verification is limited, mostly due to the immaturity of the available techniques. Indeed, proving the correctness of a combination of aggressive strategies to resolve inter-instruction dependencies is extremely difficult. Still, it is an important verification aspect because microarchitectural defects can impact a large fraction of the design and so are hard to fix. Engineers close to current processor design teams inform us that designers purposefully forgo promising optimizations because they cannot guarantee the optimizations preserve correctness.

Following the top-down approach, we address the question of specifying and verifying processors at a high level. On a worked out example, we show how to abstract the specification as much as possible in order to clearly and concisely specify a complex microarchitecture with the following package of features: speculation, register renaming, superscalar out-of-order execution with in-order retirement, and resolution of memory dependencies. We present only the essentials of the microarchitecture, just enough to make the correctness proof possible. The lower-level details are left to further refinement.

Our example is based on an executable processor model expressed using *Hawk*, a specification language with stream transformer semantics [7, 15]. This example microarchitecture is close to Intel's PentiumPro [10] and AMD's K6 [20]. It is partitioned into three major units for which we provide independent axiomatic specifications. We show that the visible output computed by this microarchitecture is equivalent to that of a simple reference machine implementing

the instruction set architecture. This approach exhibits a very desirable form of modularity where the three units can be independently refined further without affecting global correctness. Moreover, since the units are to a large extent underspecified, our proof covers a whole family of microarchitectures that can significantly vary in implementation details.

To write the specifications and organize the proof, we use a small number of concepts and structures of a general nature. For example, our correctness criterion can be used for any model with in-order retirement. Next, *transactions* (a formalized notion of partially computed instructions) seem to be just the right microarchitectural abstraction that provides uniformity in the description of the data path. Transactions come with a natural partial order (progress in computation of an instruction) that enhances their expressiveness and can be effectively used in reasoning. The proof itself revolves around a *history table* which contains all crucial information about a single run of a processor.

After a brief discussion of related work, the rest of the paper is organized by sections, as follows: we specify a reference machine, introduce transactions and (informally) our processor model, describe the correctness criterion, explain the history table and the structure of the proof, and give formal specifications of the three processor components. The full definition of the history table and a proof of the correctness theorem are relegated to the Appendix.

2 Related Work

The complexity of verified processor models described in the literature varies, largely in connection with the level of proof automation. Highly automated methods show a promising trend of consistent increase of applicability, including impressive recent proofs of out-of-order execution [5, 16]. Still, the models verified by these methods are rather limited. This paper belongs to the other end of the spectrum: our processor model is one of the most complex, but at the price of having been specified in a rather unconstrained mathematical style, and verified by a pencil-and-paper proof. The same can be said of the work of Arvind and Shen [4], whose appealing processor model is defined as a term-rewriting system. While our specifications allow refinement in the most obvious sense, it is not clear how the correctness result of [4] that relies on being able to apply the rewrite rules in any order would translate to a lower-level implementation that lacks that property.

With Pnueli and Arons [18] we share the insistence on maximal abstraction and modularity stemming from specifying the processor as a simple composition of concurrent subsystems. There is also some similarity in the correctness criterion, based on the idea of refinement. Their model, however, assumes a restricted instruction set, without branches and memory instructions.

The correctness criterion adopted in most processor verification papers is the “commutative diagram” condition of Burch and Dill [6], or some version thereof (*cf.* [4, 12, 14, 19]). Along with [18], we avoid dealing with explicit synchronization and abstraction functions that match the states of the verified processor

with the states of the reference machine. Instead, our criterion requires that the two sequences of retired instructions arising from running the same program on the two machines are equivalent.

Dealing with memory instructions combined with out-of-order execution has only recently come into the scope of processor verification efforts; *cf.* [4, 12, 19]. Our execution unit allows multiple refinements with arbitrarily sophisticated treatment of memory operations (load bypassing, for example).

A remarkably detailed model, including a treatment of exceptions, is verified by Sawada and Hunt [19] using a methodology which has many similarities to our work. The key structure they use, the *Microarchitectural Execution Trace Table*, contains entries that are much like our transactions. This table represents the current computational state of the processor like a row of our history table does. A global invariant relates the table with the corresponding microarchitectural state. Since it references most of the state elements, this invariant presents a difficult proof obligation, which unfortunately is only briefly discussed in [19].

Our paper promotes hierarchical verification by providing a very general and non-deterministic model and a straightforward reduction to verification of components. At this level, the assume-guarantee style takes a simple form: all that the components assume of the environment are type-correct values on their input wires; *cf.* [11].

3 Standard machine (ISA)

Our reference model is an abstract *standard machine*, defined as a state machine whose states consist of values for the program counter, register file and memory. Most of the common instruction set architectures are instances of it when we ignore the treatment of external exceptions.

Definition 1. *Given a state (pc, rf, mem) , the standard machine (executing a fixed program pgm) makes a transition to the state (pc', rf', mem') defined by the following set of equalities.*

$$\begin{aligned}
I &= pgm(pc) \\
(opcode, rSources, rDest) &= decode(I) \\
rOps &= rf(rSources) \\
(mSource, mDest) &= getAddr(opcode, rOps) \\
mOp &= mem(mSource) \\
(pc', rRes, mRes) &= compute(pc, opcode, rOps, mOp) \\
rf' &= \begin{cases} rf[rDest \mapsto rRes] & \text{if } rDest \in \mathbf{Reg} \\ rf & \text{if } rDest = () \end{cases} \\
mem' &= \begin{cases} mem[mDest \mapsto mRes] & \text{if } mDest \in \mathbf{Addr} \\ mem & \text{if } mDest = () \end{cases}
\end{aligned}$$

The function `decode` extracts the opcode, source registers and the destination register from an instruction. The function `getAddr` computes the addresses

mSource for loads and **mDest** for stores. Finally, the results of **compute** are the new value for the program counter and the values to be written back to the register file or memory.

The standard machine is totally data-insensitive. It uses abstract basic types **IAddr**, **Instr**, **Opcode**, **Value**, **Reg** and **Addr**, and the rest is typed as follows:

```
pc: IAddr, pgm: IAddr → Instr, rf: Reg → Value, mem: Addr → Value
decode: Instr → Opcode, RegSeq, Reg#
getAddr: Opcode, ValueSeq → Addr#, Addr#
compute: IAddr, Opcode, ValueSeq, Value# → IAddr, Value#, Value#
```

where we follow the convention to write product types using commas and function types using arrows. The notation **Type[#]** is a shorthand for the sum type **Type** + {()}, where the element {} indicates a value that does not need computation. For example, the first component of the result of **getAddr** is {} unless the first argument is the opcode of a load instruction. Note that our definition allows a single instruction to have the combined behavior of a branch, alu-instruction, load and store, if desired. Particular instructions may of course choose to only implement a subset of this functionality.

4 An example processor

When reasoning about the execution process of complex processors one normally thinks of instructions as entities that come into being at a certain cycle and evolve thereafter. *Transactions* formalize this notion of partially computed instructions. Informally, a transaction is a package of information which (directly or indirectly) contains the identity of the unique (static) instruction it is associated with plus various data extracted from the processor's state that are relevant for the execution of that instruction.

Guided by the standard machine specification, we define a *standard transaction* as a record with the following eleven fields:

instr	: Instr	rDest	: Reg[#]
opcode	: Opcode	mSource, mDest	: Addr[#]
rSources	: RegSeq	npc	: IAddr
rOps	: ValueSeq	mOp, rRes, mRes	: Value[#]

We assume that all our basic types contain a value \perp , indicating an uncomputed value. We will also use the notation $\mathbf{rOp}_i(T)$ for the i^{th} member of the sequence $\mathbf{rOps}(T)$. The functions **decode**, **getAddr** and **compute** treat \perp as an argument in a lazy fashion: a component of their result is \perp only if some crucial arguments needed for computation of that result are \perp .

A natural idea, introduced in [3] and paradigmatic for the *Hawk* specification language [15], is to use transactions as a unifying concept in microarchitectural specifications. Transactions are passed along wires and manipulated by processor

components. In addition to the above standard fields, any specific microarchitecture adds fields appropriate for the description of its execution algorithm. Our example processor adds five new fields: the *instruction address* `addr`, the *speculative next program counter* `spc`, the *name* (alias) `name`, the *register providers* `rProvs` and the *most recent store* `mrSt`:

`addr, spc : IAddr rProvs : NameOptSeq`
`name : Name mrSt : NameOpt`

The fields `rProvs` and `mrSt` will record dependencies among instructions. Here **NameOpt** = **Name** + {NONE} is the type of an optional name field, where NONE serves to indicate the lack of dependency.




Fig. 1. Top-level specification with the types of wires (right) and state components (left). Thick wires represent transaction sets or sequences. At each cycle, units update their state and output wires depending on the values on their input wires and state elements at the previous cycle.

The processor consists of three major units and seven wires as depicted in Fig. 1. The *fetch unit* provides multiple instructions at each cycle. This unit outputs along the `fetched` wire transactions with filled in fields `instr`, `addr` and `spc`. The fetching of instructions begins at the address `pc` if the current value of `rpc` (requested program counter) is `()`; otherwise `rpc` is used. The fetching proceeds by unconstrained speculation.

The *ordering unit* maintains the sequential programming model of the ISA by using a queue made by concatenating the sequences `mature` and `young` (Fig. 2). It takes a prefix of the sequence `fetched` to form a transaction sequence `enqueued` to be added to the back of the queue. The transactions of `fetched` that do not

belong to the chosen prefix are discarded. Each transaction added to the queue gets its **name** field filled in, unique in the queue. The **mature** part of the queue corresponds to transactions already sent to the execution unit. Transactions in **prepared** are taken from the beginning of the **young** part of the queue and possibly also from **enqueued**; they all have their **rOps**, **rProvs** and **mrSt** fields filled in. The elements of **rOps** obtain values from **rf** when there is no dependency on previous transactions; if there are dependencies, they are recorded in the elements of **rProvs**, which contain the names of the transactions that will provide the appropriate values when computed. The field **mrSt** contains the name of the last preceding store in the queue; it is used only by loads and stores for future resolution of dependencies among them. The **mature** part of the queue is updated by transactions arriving along the **computed** wire, then a prefix of the resulting sequence consisting entirely of complete transactions is retired, that is, sent along the **dequeued** wire while updating **rf**. When a retired transaction is a mispredicting branch, then the queue is emptied, the Boolean wire **flush** is asserted and **rpc** set equal to the address of the last retired transaction. The wire **rpc** is also given a non-trivial value when not all fetched transactions are enqueued. In this case the **rpc** is set to the **spc** of the last enqueued transaction.




Fig. 2. Two possible scenarios for the relationship between transaction sequences involved in a transition of the ordering unit. The inputs are **fetched**, **mature** and **young**, and the outputs are **dequeued**, **prepared**, **mature'** and **young'**. The sequences are aligned so that if two transactions are on the same vertical line, then the higher one is less than or equal to the lower (in the progress ordering defined below).

The *execution unit* is an out-of-order component that computes the results **rRes** and **mRes** of transactions contained within it and determines which of these transactions are mispredicting (by computing **npc** for each and comparing it with **spc**). It may also execute a memory store if the value on the wire **writemem** indicates that it is right time to do so. A number of completed transactions are sent out along the **computed** wire, while placing them in the set **lingering**, where each of them will remain intact until the moment when an equally named transaction comes along the **prepared** wire and takes its place. When a transaction is sent to **computed** (or sooner), the values in its result fields are forwarded to all other transactions in **executing**. There are no requirements on the number of transactions executed at each cycle and the only requirement on the order of their execution is that the data-flow order is respected.

5 Correctness criterion

One can slightly extend the definition of the standard machine so that at each cycle it outputs a complete transaction (corresponding to the instruction completed at that cycle). A run of the standard machine then defines a sequence of “retired” transactions from which the corresponding sequence of states of the standard machine can easily be reconstructed.

A transition of a complex processor cannot, in general, be associated with a unique transaction, but with a sequence, possibly empty, of transactions retired on that transition. So, suppose P is a processor and denote by ρ_n the sequence of transactions retired by P on its n^{th} cycle. Concatenating these sequences we obtain $\rho_\infty = \rho_1\rho_2\cdots$. Replacing every transaction in ρ_∞ with the corresponding standard transaction (which amounts to ignoring its “non-standard” fields), we obtain a sequence of standard transactions ρ_∞^{std} , which, if P does implement the standard machine, should be identical to the appropriate execution sequence of the standard machine. This gives us the following correctness criterion.

Definition 2. *A processor P is correct with respect to the standard machine if for any given program pgm and a state σ_0 of the standard machine, there exists an initial state of P such that the execution of pgm on P produces a sequence of retired transactions ρ_∞ with the associated sequence ρ_∞^{std} equal to the execution sequence defined by the program pgm and the initial state σ_0 .*

The notion of the execution sequence is made precise below, after a brief elaboration of the type of transactions.

5.1 The progress ordering of transactions

We define the *progress ordering* \preceq on the set of transactions so that $T_1 \preceq T_2$ will mean that T_2 is a computationally more advanced (“closer to retirement”) version of T_1 . The relation \preceq is the product of 16 partial orders (all denoted \preceq)—one for each record component. These component orders are defined as follows. For each basic type (including **Name**), we make \perp the smallest element and all other elements, including $()$, incomparable. In **NameOpt**, **NONE** is the largest element. Finally, two sequences are comparable if and only if they have the same length and the elements of one of them are all less than or equal to the corresponding elements of the other.

The partial order just introduced allows us to define the notion of intrinsic consistency of transactions. Intuitively, a transaction is consistent if the contents of its fields do not contradict any of the equations occurring in the definition of the standard machine. Of these equations, the ones that do not involve the components of the machine state (program counter, register file and memory) give rise to consistency criteria:

$$\begin{aligned} \langle \text{opcode}(T), \text{rSources}(T), \text{rDest}(T) \rangle &\preceq \text{decode}(\text{instr}(T)) \\ \langle \text{mSource}(T), \text{mDest}(T) \rangle &\preceq \text{getAddr}(\text{opcode}(T), \text{rOps}(T)) \end{aligned}$$

$$\langle \text{npc}(T), \text{rRes}(T), \text{mRes}(T) \rangle \preceq \text{compute}(\text{addr}(T), \text{opcode}(T), \text{instr}(T), \text{rOps}(T), \text{mOp}(T))$$

By definition, a transaction is *consistent* if its fields satisfy these inequalities. We define **Trans** to be the set of all consistent transactions. Note that consistency of a transaction depends entirely on the contents of its “standard” fields and that all strictly increasing chains in the poset $(\mathbf{Trans}, \preceq)$ are of finite length.

Maximal transactions with respect to the ordering \preceq will be called *complete*; a transaction is complete if none of its fields is \perp , and mrSt and all component fields of rProvs are **NONE**.

5.2 Execution sequences

For every transition of the standard machine there is an associated complete standard transaction. To define it, just use the left-hand sides of the equations in Definition 1. Thus, together with every run of the standard machine, one can consider the corresponding transaction sequence $\langle T_1, T_2, \dots \rangle$, where T_i corresponds to the i^{th} transition. Characterizing properties of such sequences are collected in Definition 3 below.

If τ is a (finite or infinite) sequence of transactions or standard transactions and T a transaction in τ , we define the i^{th} *register provider* of T to be the transaction U of τ which precedes T and has the property that $\text{rSource}_i(T) = \text{rDest}(U)$, while $\text{rSource}_i(T) \neq \text{rDest}(V)$ for all transactions V between U and T . Similarly, we define U to be the *store provider* of T if T is a load and U is the last store among the transactions that precede T in τ and satisfy $\text{mSource}(T) = \text{mDest}(U)$.

Definition 3. *An infinite sequence $\tau = \langle T_1, T_2, \dots \rangle$ is an execution sequence corresponding to the program pgm and the initial state $(\text{pc}_{\text{init}}, \text{rf}_{\text{init}}, \text{mem}_{\text{init}})$ if every T_m is a complete transaction and*

$$\begin{aligned} \text{instr}(T_m) &= \begin{cases} \text{pgm}(\text{pc}_{\text{init}}) & \text{if } m = 0 \\ \text{pgm}(\text{npc}(T_{m-1})) & \text{if } m > 0 \end{cases} \\ \text{rOp}_i(T_m) &= \begin{cases} \text{rRes}(T_k) & \text{if } T_k \text{ is the } i^{\text{th}} \text{ register provider for } T_m \text{ in } \tau \\ \text{rf}_{\text{init}}(\text{rSource}_i(T_m)) & \text{if } T_m \text{ does not have an } i^{\text{th}} \text{ provider in } \tau \end{cases} \\ \text{mOp}(T_m) &= \begin{cases} \text{mRes}(T_k) & \text{if } T_k \text{ is the store provider for } T_m \text{ in } \tau \\ \text{mem}_{\text{init}}(\text{mSource}(T_m)) & \text{if } T_m \text{ does not have a store provider in } \tau \end{cases} \end{aligned}$$

6 History Table (Structuring the proof)

Reasoning about the execution of processors can be conveniently organized around a *history table*. Two simple observations are behind its definition. First, if I_1, I_2, \dots is the sequence of instructions considered by the processor during a run, then each transaction T found anywhere in the processor at any time is associated with a unique fetched instruction I_j ; we say that j is the *ordinal* of T . The second observation is that there are only finitely many essentially different

execution patterns for an instruction and that one can define a finite transition diagram describing those patterns. Each node of this *transaction flow diagram* Γ corresponds to a distinguished “pipeline stage” and will be called a *status*.

A history table is defined for every run of the processor. At the n^{th} row and the i^{th} column of the table one finds a pair $H_n^i = (T, X)$, where T is the transaction that represents the state of computation of I_i at the n^{th} cycle and X is the status of that computation. Formally, H_n^i is defined in terms of the set of transactions with ordinal i which are present in the processor at the n^{th} cycle, and the values of “control” variables at that cycle; normally, T is the maximal of those transactions and the status X corresponds to the set of locations in which they are found.




Fig. 3. Transaction flow diagram Γ . The transitions to **squashed** occur only when `flush = TRUE`.

For our example processor, Γ is given in Fig. 3. The top row represents the execution patterns of successfully completed instructions. Looping at **young** means waiting to be sent to the execution unit; the loops at **executing** and **ripe** have similar meaning. The status **ripe** corresponds to the set of complete transactions contained in **mature**. The final statuses **ignored** and **squashed** are for transactions aborted because of the overflow in the ordering unit (inability to enqueue all fetched transactions) and misprediction, respectively.

The rows of the history table are finite; the length of the n^{th} row is equal to the total number of fetched instructions in the first n cycles. All columns stabilize: for each i , we have $H_{n+1}^i = H_n^i$ for all large n . This follows since both **Trans** and Γ are posets in which strictly increasing chains are finite. We define the *limit row* H_∞ as the sequence of the limit values of columns: $H_\infty^i = \lim_n H_n^i$.

For any $n \leq \infty$, denote by τ_n the sequence of transactions occurring in the n^{th} row H_n of H . Let also τ_n^D denote the sequence consisting of only those transactions occurring in H_n whose corresponding status component is **dequeued**. The correctness of the processor can then be restated as follows.

Theorem. τ_∞^D is an execution sequence.

In view of Definition 3, this presents us with four proof obligations.




Fig. 4. Seven consecutive rows in the middle of a history table. The second depicts a cycle when only part of the fetched transactions is enqueued. The first misprediction is seen in the fourth row; transactions fetched at this cycle are ignored at the next, when also, due to the misprediction, the fetching unit was unable to output. (“Active” stands for statuses that are neither initial nor final and reflects the queue in the ordering unit.)

Proposition 1. *The sequence τ_∞^D is infinite.*

Proposition 2. *If U and T are two consecutive elements of τ_∞^D , then $\text{npc}(U) = \text{addr}(T)$. Also, the value or the addr field of the first transaction of τ_∞^D is pc_{init} .*

Proposition 3. *Let T be a transaction in τ_∞^D . If U is the r^{th} register provider of T in τ_∞^D , then $\text{rOp}_r(T) = \text{rRes}(U)$, and if T does not have an r^{th} provider in τ_∞^D , then $\text{rSources}_r(T) = \text{rf}_{init}(\text{rSource}_r(T))$.*

Proposition 4. *Let T be a transaction in τ_∞^D . If U is the store provider of T in τ_∞^D , then $\text{mOp}(T) = \text{mRes}(U)$, and if T does not have a store provider in τ_∞^D , then $\text{mOp}(T) = \text{mem}_{init}(\text{mSource}(T))$.*

The proof of Proposition 1 uses the liveness conditions of components. The major results one needs to establish are the infinity of the sequences of fetched and enqueued transactions, and the absence of livelock, expressed as the statement that all locations in H_∞ are final. Proving the remaining three propositions involves a rather straightforward but tedious chasing around the history table.

7 Formal specification

Staying close to the *Hawk* specification style, we model processors and their components as state machines, which use sets of input wires, output wires, and states, each wire and each piece of state having a prescribed type. The machine is then defined by a function whose arguments are the values for input wires and states, and whose results are values for the output wires and states in the next clock cycle. Consequently, the machine acts as a signal transformer: for any given signals (infinite sequences) of inputs and initial values of states, it produces uniquely determined signals of outputs.

An axiomatic specification of a state machine could consist of a list of its input, output and state variables, an initial condition, an invariance condition, and a liveness condition. Without making these notions precise, we note that an

invariant is a propositional formula written in terms of input variables, output variables, state variables and primed state variables, and a liveness condition is a property of signals expressible by a suitable formula in temporal logic.

Again without going into technicalities, state machines can be composed by identifying each output wire of the constituent machines with some (zero or more) input wires. At the level of signals, which is how it is done in Hawk, composition amounts to writing a system of equations, each corresponding to a component machine.

The input, output and state variables of the three components of our processor can be read off from Fig. 1, which also tells how the wires are joined to give a specification of the processor as a composition of its components. The formulas for specifications of components are given below, after introducing notational conventions.

The values pgm , pc_{init} , rf_{init} and mem_{init} are constants.

We restrict the type **TransSeq** to “uniquely named” sequences: if two transactions in a sequence have names x and y , none of which is \perp , then $x \neq y$. The concatenation of sequences α and β is denoted $\alpha \# \beta$. A partial order on the set of transaction sequences is defined by $\alpha \preceq \beta$ if and only if $|\alpha| = |\beta|$ and $\alpha[i] \preceq \beta[i]$ for every i . A transaction is *mispredicting* if its spc and npc fields are not equal, and none is equal to \perp . A transaction is *decoded* if none of its fields opcode , rSources , rDest contains \perp . A transaction is *independent* if its mrSt and rOps fields are maximal (the first is NONE and the second does not contain \perp). A transaction T *depends on* another transaction U if $\text{rProv}_i(T) = \text{name}(U)$ or $\text{mrSt}(T) = \text{name}(U)$. If T is a transaction in a transaction sequence α , then the *most recent store* of T in α is the last store in α that precedes T . Finally, if A is a transaction set and T is a transaction, then the *store chain* of T in A is the maximal sequence $\langle S_k, \dots, S_1 \rangle$ with the properties $\text{mrSt}(T) = \text{name}(S_1)$ and $\text{mrSt}(S_i) = \text{name}(S_{i+1})$ for $1 \leq i < k$.

Transaction sets have the property that different elements of a set have distinct names; we use the type $\mathbf{TransSet} = (\mathbf{Name} - \{\perp\}) \rightarrow \mathbf{Trans}^\sharp$ to represent such sets. For A and B in **TransSet**, we denote by $A \cup B$ the union of A and B with A having the higher priority; that is, if A and B both have a transaction named x , then the transaction named x of $A \cup B$ is that of A . (This union operation is associative, but not commutative.) The notation $A \preceq B$ means by definition that $A(x) \preceq B(x)$ for every $x \in \mathbf{Name}$. Note that there is a canonical map $\mathbf{TransSeq} \rightarrow \mathbf{TransSet}$, so every transaction sequence can be regarded as a transaction set.

For $\text{rf} \in \mathbf{Reg} \rightarrow \mathbf{Value}$, $\text{mem} \in \mathbf{Addr} \rightarrow \mathbf{Value}$, $v \in \mathbf{Value}$, $r \in \mathbf{Reg}$ and $a \in \mathbf{Addr}$, the values of the updated register files and memories are denoted by $\text{rf}[r \mapsto v]$ and $\text{mem}[a \mapsto v]$. Note the role of \perp in updating functions: if $\text{rf}' = \text{rf}[\perp \mapsto v]$, then $\text{rf}'(r) = \perp$ for every r , but if $\text{rf}' = \text{rf}[r \mapsto \perp]$ then $\text{rf}'(s) = \text{rf}(s)$ for every $s \neq r$. Updating of a register file and memory by a transaction is defined by

$$\text{rf} \cdot T = \begin{cases} \text{rf}[\text{rDest}(T) \mapsto \text{rRes}(T)] & \text{if } \text{rDest}(T) \in \mathbf{Reg} \\ \text{rf} & \text{if } \text{rDest}(T) = () \end{cases}$$

$$\text{mem} \cdot T = \begin{cases} \text{mem}[\text{mDest}(T) \mapsto \text{mRes}(T)] & \text{if } \text{mDest}(T) \in \mathbf{Addr} \\ \text{mem} & \text{if } \text{mDest}(T) = () \end{cases}$$

The results $\mathbf{rf} \cdot \tau$ and $\text{mem} \cdot \tau$ of updating \mathbf{rf} and mem by a finite transaction sequence τ are then defined in a straightforward manner.

FETCHING UNIT

Let $\text{pc-rpc} = \text{pc}$ if $\text{rpc} = ()$; otherwise $\text{pc-rpc} = \text{rpc}$.

Fetch-Init. *The initial values of pc and fetched are pc_{init} and $\langle \rangle$ respectively.*

Fetch-Inv 1. $\text{instr}(T) = \text{pgm}(\text{addr}(T))$, for every transaction T occurring in fetched .

Fetch-Inv 2 (Speculation). *If $\text{fetched} = \langle T_1, \dots, T_k \rangle$, then $\text{addr}(T_1) = \text{pc-rpc}$, and $\text{addr}(T_{i+1}) = \text{spc}(T_i)$ for every $i \in \{1, \dots, k-1\}$.*

Fetch-Inv 3 (Next PC). $\text{pc}' = \text{spc}(T)$ if T is the last transaction of fetched , and $\text{pc}' = \text{pc-rpc}$ if $\text{fetched} = \langle \rangle$.

Fetch-Inv 4 (Empty fields). *A field of a transaction in fetched has a value different from \perp if and only if that field is instr , spc or addr .*

Fetch-Liv. *The formula $\text{rpc} \neq () \vee \text{fetched} \neq \langle \rangle$ is true infinitely often.*

ORDERING UNIT

Denote $\text{queue} = \text{mature} \# \text{young}$.

Ord-Init. *The initial values of xpc , rf , queue , flush , prepared and rpc are pc_{init} , rf_{init} , $\langle \rangle$, FALSE , $\langle \rangle$ and $()$ respectively.*

Ord-Inv 1 (Naming). *All transactions in queue have distinct names.*

Ord-Inv 2 (Queue). *Let mature^* be the sequence obtained from mature by replacing every transaction in it with an equally named transaction of computed , if it exists. If $\text{flush} = \text{TRUE}$ then $\text{queue}' = \text{prepared} = \langle \rangle$ and dequeued is a prefix of mature^* . If $\text{flush} = \text{FALSE}$, then there exists a prefix enqueued of fetched such that*

$$\begin{aligned} \text{young} \# \text{enqueued} &\preceq \text{prepared} \# \text{young}', \\ \text{mature}^* \# \text{prepared} &= \text{dequeued} \# \text{mature}'. \end{aligned}$$

Ord-Inv 3 (Enqueueing). *If T is the first transaction of enqueued , then $\text{addr}(T) = \text{xpc}$. Finally, if $\text{queue} = \langle \rangle$ and $\text{xpc} = \text{addr}(T)$, where T is the first transaction of fetched , then $\text{enqueued} \neq \langle \rangle$.*

Ord-Inv 4 (Preparation). *Let T be a transaction in prepared . Then*

1. T is decoded, $\text{rRes}(T) = \perp$, and $T \in \text{mature}'$.
2. $\langle \text{rOp}_i(T), \text{rProv}_i(T) \rangle = \langle \perp, \text{name}(U) \rangle$ if U is the i^{th} register provider of T in queue' , and $\langle \text{rOp}_i(T), \text{rProv}_i(T) \rangle = \langle \text{rf}'(\text{rSource}_i(T)), \text{NONE} \rangle$ if T does not have the i^{th} register provider in queue' .
3. $\text{mrSt}(T) = \text{name}(S)$ if S is the most recent store for T in queue' , and $\text{mrSt}(T) = \text{NONE}$ if this most recent store does not exist. The value of $\text{mOp}(T)$ is \perp or $()$, depending on whether T is a load or not.

Ord-Inv 5 (Dequeueing). All transactions of dequeued are complete and none of them, except possibly the last one, is mispredicting.

Ord-Inv 6 (Register File). $\text{rf}' = \text{rf} \cdot \text{dequeued}$.

Ord-Inv 7 (Flush). $\text{flush} = \text{TRUE}$ if and only if the last transaction in dequeued is mispredicting.

Ord-Inv 8 (Enabling a memory write). $\text{writemem} = \text{TRUE}$ if and only if the first transaction of queue' is an incomplete store.

Ord-Inv 9 (Requested PC).

$$\text{rpc} = \begin{cases} \text{npc}(D) & \text{if } \text{flush} = \text{TRUE} \\ \text{addr}(E) & \text{if } \text{flush} = \text{FALSE} \text{ and } |\text{enqueued}| < |\text{fetched}|, \\ () & \text{otherwise} \end{cases}$$

where D is the last transaction of dequeued and $E = \text{fetched}(|\text{enqueued}| + 1)$.

Ord-Inv 10 (Expected PC).

$$\text{xpc}' = \begin{cases} \text{rpc} & \text{if } \text{rpc} \neq () \\ \text{spc}(T) & \text{if } \text{rpc} = () \text{ and } \text{enqueued} \neq \langle \rangle, \\ \text{xpc} & \text{otherwise} \end{cases}$$

where T is the last transaction of enqueued .

Ord-Liv. If the first transaction of queue is complete, then eventually $\text{dequeued} \neq \langle \rangle$. If $\text{mature} = \langle \rangle$ and $\text{young} \neq \langle \rangle$, then eventually $\text{prepared} \neq \langle \rangle$.

EXECUTION UNIT

Exec-Init. The initial value of mem is mem_{init} , and \emptyset is the initial value of executing , lingering and computed .

Exec-Inv 1 (Flushing). If $\text{flush} = \text{TRUE}$, then $\text{executing}' = \text{lingering}' = \emptyset$ and $\text{mem}' = \text{mem}$.

Exec-Inv 2 (Contents). The sets executing and lingering are disjoint. If $\text{flush} = \text{FALSE}$ then

$$\text{executing} \cup \text{prepared} \cup \text{lingering} \preceq \text{executing}' \cup \text{lingering}'. \quad (1)$$

If T is an element of the left-hand side of (1) and T' is the corresponding element of the right-hand side, we will say that T' is the *descendant* of T . Note that the only transactions of `executing` \cup `lingering` without a descendant are members of `lingering` whose name occurs in a transaction of `prepared`.

Exec-Inv 3 (Lingering). *Assume `flush` = FALSE. Then all transactions in `lingering` are complete and no transaction in `executing` depends on any transactions of `lingering`. Also, a transaction belongs to `lingering'` if and only if it either belongs to `computed`, or is a descendant of a transaction in `lingering`.*

If L is a load in `executing` \cup `prepared` and ϕ is the store chain of L in this set, then

$$\text{mOp}(L) \preceq (\text{mem} \cdot \phi)(\text{mSource}(L)) \quad (\text{LC})$$

is a condition that should be satisfied by the execution unit. Note that the value on the right-hand side is \perp if $\text{mDest}(S) = \perp$ for some S in ϕ . If $\text{mDest}(S) \neq \perp$ for all S in ϕ , then the value on the right-hand side is either (1) $\text{mRes}(S)$, where S is the last transaction in ϕ with $\text{mDest}(S) = \text{mSource}(L)$, or (2) $\text{mem}(\text{mSource}(L))$, if no such S exists.

Exec-Inv 4 (Load Correctness). *If L' is the descendant of a load L which satisfies the condition (LC), then L' satisfies (LC) too.*

Exec-Inv 5 (Forwarding). *If T' is the descendant of T , then $\langle \text{rProv}_i(T'), \text{rOp}_i(T') \rangle = \langle \text{rProv}_i(T), \text{rOp}_i(T) \rangle$, or $\langle \text{rProv}_i(T'), \text{rOp}_i(T') \rangle = \langle \text{NONE}, \text{rRes}(U) \rangle$, where $U \in \text{executing} \cup \text{lingering}$, $\text{rProv}_i(T) = \text{name}(U)$, and $\text{rRes}(U) \neq \perp$.*

Exec-Inv 6 (Memory). 1. *If $\text{mem}' \neq \text{mem}$, then $\text{writemem} = \text{TRUE}$ and $\text{mem}' = \text{mem} \cdot S$, where S is a complete store in `executing`.*

2. *If `computed` contains a store S , then $\text{mem}' = \text{mem} \cdot S$ and $\text{writemem} = \text{TRUE}$.*

Exec-Inv 7 (Most Recent Store). *If T' and U' are descendants of T and U , and if $\text{mrSt}(T) = \text{name}(U)$, then $\text{mrSt}(T') = \text{name}(U')$ unless $U' \in \text{computed}$ or T is a load with $\text{mOp}(T) \neq \perp$.*

Exec-Liv. *Let T be an independent transaction in `executing`. If T is a store, assume also that $\text{writemem} = \text{TRUE}$. Then eventually $\text{flush} = \text{TRUE}$ or $\text{name}(T)$ occurs among names of transactions in `computed`.*

8 Conclusions

In an attempt to bring the power of verification closer to the complexity of commercial processors, we have specified a general microarchitectural design and proved its correctness. Our axiomatization can be satisfied by a family of microarchitectures; therefore, it retains a good deal of flexibility as the structure of the individual components is developed. Since each component is specified independent of other components, the implementation and proof of components can be carried out independently. Furthermore, our specifications and proof are

independent of many considerations that affect performance. For example, we do not need to set the number and latencies of subunits of our execution units, the width of instruction-carrying wires, the accuracy of branch prediction etc. Therefore, many design decisions based on simulation may be made without adversely affecting the global correctness proof. Note also that the wires present in our top-level specification are just what is necessary for interunit communication. The units are free to communicate through extra channels; for example, an extra wire allows implementation of a branch target buffer within the fetching unit.

Most of the advantages of our approach come as a consequence of using a severely minimized axiomatization. This approach is not quite common, probably because coming up with a reasonably complete set of invariants for an algorithm is generally difficult. Considerable skill is required to extract the axioms, but in a limited domain, such as that of hardware design, it could be feasible. We plan to explore the axiomatics for hardware components and develop a library of specifications and typical proofs.

We intend to construct various refinements of our component specifications and thus to show that our axiomatizations can be related to specific microarchitectures. We have already developed executable PentiumPro-like specifications in *Hawk* using the same structure described here (see [1]); we plan to prove the correctness of these executable models by checking their three units satisfy our axioms. Transactions, as we have demonstrated, are a useful microarchitectural abstraction, but they also come with a substantial overhead that should be eliminated in lower-level refinements. We plan to develop a methodology for shrinking the interfaces of our top-level specifications.

We expect that further research will confirm that reasoning around the history table is a promising proof technique, applicable to pipeline designs in general. Also left to further research is rewriting our axiomatics in a more stringent specification style, and mechanization of the proofs.

Acknowledgments. For their contributions to this research, we thank Mark Aagaard, Borislav Agapiev, Robert Jones, and John O’Leary of Intel Strategic CAD Labs; Tito Autrey, Nancy Day, Dick Kieburtz and Thomas Nordin of OGI; and Arvind of MIT.

The authors are supported by Intel Strategic CAD Labs and Air Force Material Command (F19628-93-C-0069). John Matthews receives support from a graduate research fellowship with the National Science Foundation.

References

- [1] Hawk Web page: <http://www.cse.ogi.edu/PacSoft/Hawk/>.
- [2] M. Aagaard, R. Jones, and C.-J. Seger. Combining theorem proving and trajectory evaluation in an industrial environment. In 35th *Design Automation Conference (DAC ’98)*, pages 538–541. Association for Computing Machinery, 1998.

- [3] M. Aagaard and M. Leeser. Reasoning about pipelines with structural hazards. In *Second International Conference on Theorem Provers in Circuit Design*, volume 901 of *Lecture Notes in Computer Science*. Springer-Verlag, 1995.
- [4] Arvind and X. Shen. Design and verification of processors using term rewriting systems. *IEEE Micro*, 1999. to appear.
- [5] S. Berezin, A. Biere, E. Clarke, and Y. Zhu. Combining symbolic model checking with uninterpreted functions for out-of-order processor verification. In [9], pages 369–386.
- [6] J. Burch and D. Dill. Automatic verification of pipelined microprocessor control. In *Computer Aided Verification*, volume 818 of *Lecture Notes in Computer Science*, pages 68–70. Springer-Verlag, 1994.
- [7] B. Cook, J. Launchbury, and J. Matthews. Specifying superscalar microprocessors with Hawk. In *Workshop on Formal Techniques for Hardware and Hardware-like Systems*, Marstrand, Sweden, June 1998.
- [8] Á. P. Eiríksson. The formal design of 1M-gate ASICs. In [9], pages 49–63.
- [9] G. Gopalakrishnan and P. Windley, editors. *Formal Methods in Computer-Aided Design (FMCAD '98)*, volume 1522 of *Lecture Notes in Computer Science*. Springer-Verlag, 1998.
- [10] L. Gwennap. Intel's P6 uses decoupled superscalar design. *Microprocessor Report*, 9(2):9–15, 1995.
- [11] T. A. Henzinger, S. Qadeer, and S. K. Rajamani. You assume, we guarantee: Methodology and case studies. In [13], pages 440–451.
- [12] R. Hosabbettu, M. Srivas, and G. Gopalakrishnan. Decomposing the proof of correctness of pipelined microprocessors. In [13], pages 122–134.
- [13] A. J. Hu and M. Y. Vardi, editors. *Computer Aided Verification (CAV '98)*, volume 1427 of *Lecture Notes in Computer Science*. Springer-Verlag, 1998.
- [14] R. B. Jones, J. U. Skakkebaek, and D. L. Dill. Reducing manual abstraction in formal verification of out-of-order execution. In [9], pages 2–17.
- [15] J. Matthews, J. Launchbury, and B. Cook. Specifying microprocessors in Hawk. In *1998 International Conference on Computer Languages*, pages 90–101. IEEE Computer Society, 1998.
- [16] K. McMillan. Verification of an implementation of Tomasulo's algorithm by compositional model checking. In [13], pages 110–121.
- [17] J. Moore, T. Lynch, and M. Kaufmann. A mechanically checked proof of the correctness of the kernel of the AMD K86. *IEEE Transactions on Computers*, 47(9):913–926, 1998.
- [18] A. Pnueli and T. Arons. Verification of data-insensitive circuits: An in-order-retirement study. In [9], pages 351–568.
- [19] J. Sawada and W. Hunt. Processor verification with precise exceptions and speculative execution. In [13], pages 135–146.
- [20] B. Shiver and B. Smith. *The Anatomy of a High-Performance Microprocessor: A Systems Perspective*. IEEE Computer Society, 1998.

A Appendix: Correctness Proof

In Sect. 6 we gave a brief and incomplete description of the history table associated to a run of our processor model. A precise definition is given below in Subsect. A.3. In particular, we prove that the columns of the history table stabilize (Lemma 12), so that the sequence τ_∞ of limit values is defined. Recall that the sequence τ_∞^D is obtained by removing from τ_∞ all transactions whose corresponding status is not **dequeued**. We prove that this sequence is equal to the concatenation of all sequences of transactions dequeued by our processor in the run being considered (Lemma 16). Thus the correctness of the processor can indeed be expressed as in Theorem stated in Sect. 6. We repeat it here:

Theorem. τ_∞^D is an execution sequence.

We also repeat the four Propositions which, in view of Definition 3, imply the theorem.

Proposition 1. The sequence τ_∞^D is infinite.

Proposition 2. If U and T are two consecutive elements of τ_∞^D , then $\text{npc}(U) = \text{addr}(T)$. Also, the value or the **addr** field of the first transaction of τ_∞^D is pc_{init} .

Proposition 3. Let T be a transaction in τ_∞^D . If U is the r^{th} register provider of T in τ_∞^D , then $\text{rOp}_r(T) = \text{rRes}(U)$, and if T does not have an r^{th} provider in τ_∞^D , then $\text{rSources}_r(T) = \text{rf}_{init}(\text{rSource}_r(T))$.

Proposition 4. Let T be a transaction in τ_∞^D . If U is the store provider of T in τ_∞^D , then $\text{mOp}(T) = \text{mRes}(U)$, and if T does not have a store provider in τ_∞^D , then $\text{mOp}(T) = \text{mem}_{init}(\text{mSource}(T))$.

The proofs of the propositions are given in Subsections A.5–A.8. The definition and some basic properties of the history table are given in Subsection A.3. The first two subsections contain notational preliminaries and key lemmas about the relationships among the processor’s components.

A.1 Terminology

Regular and singular cycles. For a given run of the processor, the value of any state variable v at the cycle n ($n \geq 1$) will be denoted by v^n . Define n to be *regular* or *singular* depending on whether flush^n is FALSE or TRUE. Note that n is singular if and only if dequeued^n is non-empty and the last transaction in it is mispredicting (Ord-Inv 5). Note also that if n is singular, then queue^n , executing^{n+1} and executing^{n+1} are empty, by Ord-Inv 2 and Exec-Inv 1 respectively. As a consequence, we have that two consecutive numbers cannot be both singular.

Locations. Let us use the term *location* for the four wires (**fetch**, **prepared**, **computed**, **dequeued**) and the four state elements (**young**, **mature**, **executing**, **lingering**) that serve as transaction holders in our processor’s specification. In addition to these, we will also consider a few more defined “locations”, some of which have previously been defined or just mentioned. First we have $\text{queue}^n = \text{mature}^n \# \text{young}^n$ and $\text{contents}^n = \text{executing}^n + \text{lingering}^n$, the full contents of the ordering and the execution units respectively. Then we have enqueued^n , a prefix of fetch^n , defined when n is regular and with properties given in Ord-Inv 2 and Ord-Inv 3. We define $\text{enqueued}^n = \langle \rangle$ when n is singular. Furthermore, we define ignored^n by $\text{fetch}^n = \text{enqueued}^n \# \text{ignored}^n$ when n is regular, and $\text{ignored}^n = \langle \rangle$ when n is singular. ripe^n is the transaction set consisting of complete transactions in mature^n . Finally, when n is regular, we define $\text{squashed}^n = \langle \rangle$, and when n is singular, we define squashed^n to be the suffix of $\text{queue}^{n-1} \# \text{fetch}^{n-1}$ of length complementary to $|\text{dequeued}^n|$.

Note that the nine location names are used to name the nodes of the transaction diagram Γ in Fig. 3. If X and Y are two nodes of Γ we will write $X \leq Y$ if $X = Y$ or there exists a sequence of arcs in Γ leading from X to Y . There are no non-trivial cycles in Γ , so this is a partial order relation.

Ancestors and ordinals. A simple fundamental observation is that any transaction present in the processor at any cycle in any of the eight basic locations except **fetch** has a uniquely determined *immediate ancestor* among transactions present in the processor at the previous cycle. Note, however, that it is not realistic to assume that this relationship is “one-to-one”. For example, in the model we are considering, each transaction in prepared^n wire has a copy of itself saved in mature^n and each transaction in executing^n or computed^n also has a copy of its ancestor waiting in mature^n . Choosing a unique “descendant” of a fetched instruction in all subsequent cycles is tantamount to the definition of the history table; see A.3.

Since the initial value X^1 is empty for every $X \neq \text{fetch}$, it follows that starting with any transaction T belonging to a location X^n one can define a sequence of transactions in which each is the immediate ancestor of the previous one and which terminates at a transaction T_0 belonging to fetch^k for some $k \leq n$. This T_0 is a uniquely defined progenitor of T . The *ordinal* of T is defined to be the ordinal of T_0 in the sequence $\text{all-fetch} = \text{fetch}^1 \# \text{fetch}^2 \# \dots$ of all fetched transactions.

It remains to give a precise definition of immediate ancestors. So suppose X is a basic location, $X \neq \text{fetch}$, and $T \in X^n$. We define the ancestor T' of T and its location Y^{n-1} . Consider first the possibilities **executing**, **lingering** and **computed** for X . If $n - 1$ is regular, then T' and Y are found from the inequality

$$\text{executing}^{n-1} \cup \text{prepared}^{n-1} \cup \text{lingering}^{n-1} \preceq \text{contents}^n \quad (2)$$

of Exec-Inv 2. If $n - 1$ is singular, then executing^n , lingering^n and computed^n are empty, so there is nothing to define. Turning to the possibilities **young**,

mature, prepared and dequeued for X , we obtain the corresponding T' and Y easily from the relations

$$\text{young}^{n-1} \# \text{enqueued}^n \preceq \text{prepared}^n \# \text{young}^n, \quad (3)$$

$$\text{mature}^* \# \text{prepared}^n = \text{dequeued}^n \# \text{mature}^n. \quad (4)$$

of Ord-Inv 2, provided that n is regular. And if n is singular, then prepared^n , mature^n and young^n are empty (Ord-Inv 2) so there is nothing to do for them, while for dequeued^n we have that it is a prefix of a sequence mature^* , where each member of mature^* belongs to either mature^{n-1} and computed^{n-1} .

Note that in all cases we have $T' \preceq T$.

A.2 Between processor units

From the informal specification of the ordering unit (Sect. 4) we expect that transactions in mature^n should fall into four well-defined classes: for each T in mature^n , T is either complete and waiting for its turn to be dequeued, or there is a unique transaction associated (by name) with T in prepared^n , executing^n , or computed^n . Lemma 2 below confirms this basic relationship between the contents of the ordering and the execution units. Lemmas 3 and 4 state two important relationships between what comes in and what goes out. They refer to the execution unit and the ordering unit respectively, but neither can be derived from the axiomatics of a single unit.

First we need to extend our notation about transaction sets. Transaction sets are *disjoint* if their domains are disjoint as sets; we will write $A + B$ for $A \cup B$ in the case when we know A and B are disjoint. Define $A \setminus B$ to be the restriction of A on the set difference of the domains of A and B . Define A to be a *subset* of B if $A(x) = B(x)$ whenever $A(x) \neq ()$. We will write $A - B$ for $A \setminus B$ when we know that A is a subset of B .

Lemma 1. *If n and $n - 1$ are regular, then*

$$\text{executing}^{n-1} \cup \text{prepared}^{n-1} \preceq \text{executing}^n + \text{computed}^n.$$

Proof. Since n is regular, Exec-Inv 2 implies

$$(\text{executing}^{n-1} \cup \text{prepared}^{n-1}) + (\text{lingering}^{n-1} \setminus \text{prepared}^{n-1}) \preceq \text{executing}^n + \text{lingering}^n.$$

Since $n - 1$ is regular, Exec-Inv 3 implies

$$\text{lingering}^n = \text{computed}^n + (\text{lingering}^{n-1} \setminus \text{prepared}^{n-1}).$$

The lemma immediately follows from these relations. \square

Lemma 2. *For every regular n , the sets ripe^n , computed^n , executing^n and prepared^n are disjoint, and*

$$\text{mature}^n \preceq \text{ripe}^n + \text{computed}^n + \text{executing}^n + \text{prepared}^n. \quad (5)$$

Moreover, the corresponding elements on the two sides have the same ordinal.

Proof. The proof is by induction. Since the initial values of all the sets involved are empty, the initial case is true. The induction step splits into two cases, depending on whether $n - 1$ is regular or not.

Assume first $n - 1$ is not regular. By Ord-Inv 2, we have $\mathbf{mature}^{n-1} = \mathbf{young}^{n-1} = \langle \rangle$ and then $\mathbf{prepared}^n = \mathbf{dequeued}^n \# \mathbf{mature}^n$. This implies $\mathbf{mature}^n = \mathbf{prepared}^n$ because all transactions in $\mathbf{dequeued}^n$ are complete and so cannot occur in $\mathbf{prepared}^n$, which (by Ord-Inv 4) contains only incomplete transactions. It remains only to prove that the sets \mathbf{ripe}^n , $\mathbf{computed}^n$ and $\mathbf{executing}^n$ are empty. For \mathbf{ripe}^n it is true because all elements of \mathbf{mature}^n are incomplete. The other two are subsets of $\mathbf{contents}^n$ which is empty by Exec-Inv 1.

Assume now that $n - 1$ is regular. By Ord-Inv 2, we have

$$\mathbf{mature}^* + \mathbf{prepared}^n = \mathbf{dequeued}^n + \mathbf{mature}^n, \quad (6)$$

where \mathbf{mature}^* is obtained by replacing every transaction in \mathbf{mature}^{n-1} with an equally named transaction of $\mathbf{computed}^{n-1}$. By induction hypothesis, all names of $\mathbf{computed}^{n-1}$ occur among names of \mathbf{mature}^{n-1} , so we have

$$\mathbf{mature}^* = \mathbf{computed}^{n-1} + (\mathbf{mature}^{n-1} \setminus \mathbf{computed}^{n-1}). \quad (7)$$

Combining (6) and (7), and the induction hypothesis in the form

$$\mathbf{mature}^{n-1} \setminus \mathbf{computed}^{n-1} \preceq \mathbf{ripe}^{n-1} + \mathbf{executing}^{n-1} + \mathbf{prepared}^{n-1},$$

we obtain

$$\begin{aligned} \mathbf{dequeued}^n + \mathbf{mature}^n &\preceq \mathbf{computed}^{n-1} + \mathbf{ripe}^{n-1} + \mathbf{executing}^{n-1} \\ &\quad + \mathbf{prepared}^{n-1} + \mathbf{prepared}^n. \end{aligned} \quad (8)$$

Observe now that $\mathbf{ripe}^{n-1} + \mathbf{computed}^{n-1}$ is the set of complete transactions in \mathbf{mature}^* ; this follows from (7), the fact that all transactions in $\mathbf{computed}^{n-1}$ are complete, and the induction hypothesis implying that the complete transactions in $\mathbf{mature}^{n-1} \setminus \mathbf{computed}^{n-1}$ are precisely those of \mathbf{ripe}^{n-1} . Since no transaction of $\mathbf{prepared}^n$ is complete (Ord-Inv 4) and all transactions of $\mathbf{dequeued}^n$ are complete (Ord-Inv 5), it follows from (6) that the same set of complete transactions of \mathbf{mature}^* can also be written as $\mathbf{dequeued}^n + \mathbf{ripe}^n$. Thus, (8) rewrites into

$$\begin{aligned} \mathbf{dequeued}^n + \mathbf{mature}^n &\preceq \mathbf{dequeued}^n + \mathbf{ripe}^n + \mathbf{executing}^{n-1} \\ &\quad + \mathbf{prepared}^{n-1} + \mathbf{prepared}^n, \end{aligned}$$

and the desired result follows immediately from Lemma 1.

It remains to go back and check that the ordinals are the same for any two correspondind members of the two sides of any equality and inequality that was used in the proof. This is done by a straightforward inspection. \square

Lemma 3. *If n and $n - 1$ are regular, then*

$$\mathbf{executing}^{n-1} + \mathbf{prepared}^{n-1} \preceq \mathbf{executing}^n + \mathbf{computed}^n.$$

Proof. This is a strengthening of Lemma 1; that prepared^{n-1} and exec^{n-1} are disjoint is a part of Lemma 2. \square

Lemma 4. *If n and $n - 1$ are regular, then*

$$\text{computed}^n + \text{ripe}^n = \text{dequeued}^{n+1} + \text{ripe}^{n+1} \quad (9)$$

and all transactions of this set belong to lingering^{n+1} .

Proof. The equation is proved in the course of proving Lemma 2. As in the proof of Lemma 1, we have

$$\text{lingering}^n = \text{computed}^n + (\text{lingering}^{n-1} \setminus \text{prepared}^{n-1}),$$

so all we need to prove is that ripe^n is a subset of $\text{lingering}^{n-1} \setminus \text{prepared}^{n-1}$. Arguing by induction, the problem reduces to showing that the sets ripe^n and prepared^{n-1} are disjoint. Indeed, by Exec-Inv 2 and Exec-Inv 3, every transaction in prepared^{n-1} has a descendant in executing^n or computed^n , and by Lemma 2, these two sets are disjoint from ripe^n . \square

A.3 Definition of the history table

The top row of Fig. 3 depicts all possible paths through selected processor locations that a normally completed transaction can have, from fetching through retiring. A transition from X to Y in most cases should be interpreted as “it is possible that a transaction in X^n has a corresponding transaction in Y^{n+1} ”. The diagram also suggests that all transactions in X^n should have a corresponding transaction in some Y^{n+1} for some Y , the target node of an arc coming from X . “Corresponding” here means having the same ordinal, *i.e.*, being related to the same fetched instruction. Our goal is to define the history of execution of any fetched instruction, so we would like to define “transitions” $(T, X) \rightsquigarrow (T', Y)$ with (T', Y) uniquely determined by (T, X) . When more than one such transition is possible, we select the right one according to the values of “control variables” (**flush** in our case).

Transaction flow. The subgraphs of Γ defined in Figs. 5–7 represent the transaction flow between cycles n and $n + 1$, depending on whether these numbers are regular or singular. The following lemma states this in precise terms.

Lemma 5. *Let $n \geq 2$ and*

$$\Gamma_n = \begin{cases} \Gamma_{rr} & \text{if both } n-1 \text{ and } n \text{ are regular} \\ \Gamma_{rs} & \text{if } n \text{ is singular} \\ \Gamma_{sr} & \text{if } n-1 \text{ is singular} \end{cases}$$

and let

$$\begin{aligned} In_n &= \{(T, X) \mid T \in X^{n-1} \text{ and } X \text{ is the source of an arrow of } \Gamma_n\}, \\ Out_n &= \{(T', Y) \mid T' \in Y^n \text{ and } Y \text{ is the target of an arrow of } \Gamma_n\}. \end{aligned}$$




Fig. 5. Γ_{rr} .




Fig. 6. Γ_{rs} .




Fig. 7. Γ_{sr} .

Then the relation “have the same ordinal” defines a bijection $\delta_n: In_n \rightarrow Out_n$. Moreover, if $\delta_n(T, X) = (T', Y)$, then X and Y are joined by an arrow in Γ_n , and, in the cases $\Gamma_n = \Gamma_{rr}$ and $\Gamma_n = \Gamma_{sr}$, $T \preceq T'$.

Proof. We claim that if $n + 1$ is regular, then

$$\text{young}^n \# \text{fetched}^n \preceq \text{prepared}^{n+1} \# \text{young}^{n+1} \# \text{ignored}^{n+1}, \quad (10)$$

and if both n and $n + 1$ are regular, then

$$\text{prepared}^n + \text{executing}^n \preceq \text{executing}^{n+1} + \text{computed}^{n+1}, \quad (11)$$

$$\text{computed}^n + \text{ripe}^n = \text{dequeued}^{n+1} + \text{ripe}^{n+1}. \quad (12)$$

Indeed, (10) follows from (3) and $\text{fetched}^n = \text{enqueued}^{n+1} \# \text{ignored}^{n+1}$, and (11) and (12) follow from Lemma 3 and Lemma 4 respectively. The case of the lemma when $\Gamma_n = \Gamma_{rr}$ immediately follows from these relations. Since $\text{young}^n = \langle \rangle$ when n is singular, the case $\Gamma_n = \Gamma_{rs}$ follows from (10) alone. Finally, in the case when $\Gamma_n = \Gamma_{sr}$, we have that squashed^{n+1} is the suffix of $\text{mature}^n \# \text{young}^n \# \text{fetched}^n$ of length complementary to the length of dequeued^{n+1} and that dequeued^{n+1} is a prefix of mature^* , the sequence obtained by updating mature^n with transactions of computed^n . The lemma now easily follows from Lemma 2. \square

History table. Recall the definition of ordinals of transactions. In particular, transactions in the sequence $\text{all-fetched} = \text{fetched}^1 \# \text{fetched}^2 \# \dots$ have distinct ordinals. For every $i \geq 1$, we define the *nascency rank* $\text{nr}(i)$ to be the number n such that fetched^n contains a transaction with ordinal i . (If all-fetched is finite, then $\text{nr}(i)$ would be defined only for $i \leq |\text{all-fetched}|$, but we will prove that all-fetched is infinite, so nr is defined for every positive integer.)

Definition 4. For a given run of the processor and every n and i such that $n \geq \text{nr}(i)$ define H_n^i inductively as follows:

1. If $n = \text{nr}(i)$, then $H_n^i = (T, \text{fetched})$, where T is the transaction in fetched^n whose ordinal is i .
2. If $H_{n-1}^i = (T, X)$ and X is a final location, then $H_n^i = H_{n-1}^i$.
3. If $H_{n-1}^i = (T, X)$ and X is not final, then $H_n^i = \delta_{n-1}(H_{n-1}^i)$.

The history table H is the table whose element belonging to the n^{th} row and the i^{th} column is H_n^i .

The sequence of elements occurring in the n^{th} row of H will be denoted by H_n . The transaction and the status components of H_n^i will be denoted T_n^i and X_n^i respectively. The sequence of transaction components of H_n will be denoted τ_n and the sequence of the status components of H_n will be denoted ξ_n .

Lemma 6. The definition of the history table is correct.

Proof. The only thing that needs to be checked is that if $H_{n-1}^i = (T, X)$ and X is not final, then (T, X) belongs to In_n , the domain of δ_n . If $X = \text{fetched}$, then this is obvious. Otherwise, $(T, X) = \delta_{n-1}(T', X')$, so $(T, X) \in Out_{n-1}$. Thus, X is a target of an arrow in Γ_{n-1} and (by inspection of the eight possibilities for Γ_{n-1} and Γ_n) it follows that X is a source of an arrow of Γ_n , finishing the proof. \square

A.4 Basic properties of the history table

Lemma 7. *If H_n^i is defined then*

1. $X_n^i \leq X_{n+1}^i$;
2. $T_n^i \preceq T_{n+1}^i$, *provided $X_{n+1}^i \neq \text{squashed}$.*

Proof. The proof follows immediately from Definition 4 and Lemma 5. \square

Lemma 8. *All elements of Out_n occur in H_n .* \square

Proof. The proof is obtained by strengthening the last argument in the proof of Lemma 6 by using bijectivity of δ_n . \square

Note that the statuses related to the execution unit (**prepared**, **executing**, **computed**) do not occur in H_n when n is singular, so that the descendency relation of Sect. 7 is not exactly reflected in the history table. In transitions between regular cycles, however, the descendency in the execution unit can be seen in the table, as stated in the following lemma, easily derived from definitions.

Lemma 9. *If n and $n+1$ are both regular and X_n^i is **prepared** or **executing**, then T_{n+1}^i is the descendant of T_n^i (in the sense of Sect. 7).* \square

Let **Act** denote the set consisting of the five nodes of Γ that are neither initial nor final. Let **active**^{*n*} be the sequence obtained from τ_n by removing all transactions whose corresponding location is not in **Act**.

Lemma 10. *For every n , $\text{queue}^n \preceq \text{active}^n$. Moreover, if n is regular, then active^n is the sequence obtained by replacing every transaction in mature^n with an equally named transaction in the set $\text{computed}^n + \text{executing}^n$.*

Proof. Suppose first n is singular. Since $\text{queue}^n = \langle \rangle$, we need to show that $\text{active}^n = \langle \rangle$ too. Indeed, all elements of Out_n are of the form (T, X) , where X is either **dequeued** or **squashed** (Fig. 6), and by Definition 4, the status of all elements in the n^{th} row of H is final.

Suppose now n is regular. By Lemma 8, if $X \in \text{Act}$ and $T \in X^n$, then (T, X) occurs in H_n . Then, by Lemma 2, there exists a bijection $T \mapsto T'$ between elements of **active**^{*n*} and **queue**^{*n*} such that $T' \preceq T$. All that remains to prove is that the elements of $\text{queue}^n = \text{mature}^n \# \text{young}^n$ have increasing ordinals, and that follows easily from the definitions of ancestors and ordinals. \square

Now we can derive an often used lemma that guarantees existence of regular number intervals.

Lemma 11. *If $X_n^i < \text{dequeued}$ and $\text{nr}(i) < m < n$, then m is regular.*

Proof. Since $m > \text{nr}(i)$, we have $X_m^i > \text{fetched}$. Since $m < n$, we have $X_m^i < \text{dequeued}$ (Lemma 7). Thus, $X_m^i \in \mathbf{Act}$ and so $\text{active}^n \neq \langle \rangle$. Since $\text{queue}^n = \langle \rangle$ when n is singular (Ord-Inv 2), the result follows from Lemma 10. \square

The following is a stabilization lemma for columns of the history table.

Lemma 12. *For every i , the sequence H_n^i is eventually constant.*

Proof. Let $H_n^i = (T_n, X_n)$. By Lemma 7 $X_n \leq X_{n+1}$ in Γ . Since Γ is finite and the only cycles in it are loops at nodes, it follows that the sequence X_n stabilizes at n_0 , say. Let X be its limit value. If X is final, then, again by Definition 4, H_n^i stabilizes as well. The remaining possibility is that X is **young**, **executing** or **ripe**. By Lemma 11, all numbers greater than n_0 are regular. By Lemma 5, we then have $T_n \preceq T_{n+1}$ for all $n > n_0$. By definition of progress ordering, all strictly increasing chains of transactions are finite, so the sequence T_n is eventually constant. \square

The cycle at which the sequence H_n^i assumes its stable value will be denoted $\text{sr}(i)$, the *stabilization rank*. The *limit row* H_∞ is the sequence of stable values: $H_\infty^i = \lim_n H_n^i$. The sequence of transactions and the sequence of statuses occurring in H_∞ will be denoted τ_∞ and ξ_∞ .

Lemma 13. *The sequence dequeued^{n+1} is a prefix of active^n .*

Proof. By Ord-Inv 2, dequeued^{n+1} is a prefix of mature^* , the sequence obtained by replacing transactions in mature^n with equally named transactions of computed^n . When n is singular, dequeued^{n+1} is empty because mature^n is empty. When n is regular, the corollary follows from Lemma 10. \square

Let τ_n^+ be the sequence obtained from τ_n by deleting all members whose corresponding status is **ignored**. Let also τ_n^{DS} be the sequence obtained from τ_n by keeping only its members whose status is **dequeued** or **squashed**.

Lemma 14. $\tau_n^+ = \tau_n^{\text{DS}} \# \text{active}^n \# \text{fetched}^n$.

Proof. The proof is by induction. Assume τ_n^+ has the given form. By Definition 4, fetched^{n+1} is a suffix of τ_{n+1}^+ . The prefix τ_n^{DS} remains intact in τ_{n+1}^+ , by the same definition.

By Lemma 13, dequeued^{n+1} occurs as a prefix in active^n and so, by Definition 4, it will occur at the corresponding places in τ_{n+1} . Therefore, the sequence $\tau_n^{\text{DS}} \# \text{dequeued}^{n+1}$ is a prefix of τ_{n+1}^+ . Now, if $n+1$ is regular, then, for each T_n^i of active^n which does not occur in the prefix dequeued^{n+1} , we have $X_{n+1}^i \in \mathbf{Act}$ (diagram Γ_{rr} or Γ_{sr} , though in the latter case there are no such elements T_n^i).

Also, if T_n^i is in **fetched**ⁿ, then $X_{n+1}^i \in \mathbf{Act}$ or $X_{n+1}^i = \mathbf{ignored}$. This finishes the proof if $n + 1$ is regular. If $n + 1$ is singular, then for every T_n^i in **active**ⁿ $\#$ **fetched**ⁿ that does not belong to the prefix **dequeued**ⁿ⁺¹, one has $X_{n+1}^i = \mathbf{squashed}$ (diagram Γ_{rs}). \square

As an immediate consequence of this lemma and its proof, we obtain the following.

Lemma 15. *For every $n > 1$, $\tau_n^{\text{DS}} = \tau_{n-1}^{\text{DS}} \# \mathbf{dequeued}^n \# \mathbf{squashed}^n$. If n is singular, then $\tau_n^{\text{DS}} = \tau_n^+$.* \square

Lemma 16. $\tau_n^{\text{D}} = \mathbf{dequeued}^1 \# \dots \# \mathbf{dequeued}^n$ and τ_n^{D} is a prefix of τ_∞^{D} .

Proof. By induction, using Lemma 15. \square

Let ξ_n^+ be the sequence obtained from ξ_n by deleting all members equal to **ignored**.

Lemma 17. *For every n , the sequence ξ_n^+ regarded as a string, belongs to the set defined by the regular expression*

$$\{\mathbf{dequeued}, \mathbf{squashed}\}^* \{\mathbf{executing}, \mathbf{computed}, \mathbf{ripe}\}^* \{\mathbf{prepared}\}^* \{\mathbf{young}\}^* \{\mathbf{fetched}\}^*.$$

Moreover, if n is singular, then the regular expression can be restricted to

$$\{\mathbf{dequeued}, \mathbf{squashed}\}^* \{\mathbf{fetched}\}^*.$$

Proof. The lemma follows from Lemma 15 and a simple observation that the sequence **prepared**ⁿ $\#$ **ignored**ⁿ is a suffix of **queue**ⁿ that occurs also as a suffix in **active**ⁿ (see Lemma 10). \square

All transactions in **fetched**ⁿ have maximal values in their fields **instr**, **addr** and **spc**, and the field **name** is maximal in transactions of **young**ⁿ. In **prepared**ⁿ, all transactions have maximal values in their fields **opcode**, **rSources** and **rDest**. In **computed**ⁿ transactions are complete and so have maximal values in all fields. Combining these observations with Lemma 7, we obtain the following lemma, often used without being explicitly mentioned.

Lemma 18. *Fix i , let $p, q \geq \text{nr}(i)$ and denote $H_p^i = (T_p, X_p)$, $H_q^i = (T_q, X_q)$.*

1. $\text{field}(T_p) = \text{field}(T_q) \neq \perp$ for any $\text{field} \in \{\mathbf{instr}, \mathbf{addr}, \mathbf{spc}\}$
2. If $p, q > \text{nr}(i)$, then $\text{name}(T_p) = \text{name}(T_q) \neq \perp$.
3. If $\mathbf{prepared} \leq X_p, X_q \leq \mathbf{dequeued}$, then $\text{field}(T_p) = \text{field}(T_q) \neq \perp$ for any $\text{field} \in \{\mathbf{opcode}, \mathbf{rSources}, \mathbf{rDest}\}$
4. If $\mathbf{computed} \leq X_p, X_q \leq \mathbf{dequeued}$, then $T_p = T_q$.

\square

Lemma 19. *If $i \leq j$, then $\text{nr}(i) \leq \text{nr}(j)$. If $i \leq j$ and $X_\infty^j \neq \text{ignored}$, then $\text{sr}(i) \leq \text{sr}(j)$.*

Proof. The first statement is an immediate consequence of the definition of nr . For the second statement, if $X_\infty^i = \text{ignored}$, then $\text{sr}(i) = \text{nr}(i) + 1$ and $\text{sr}(i) < \text{sr}(j)$ easily follows. The interesting case, when neither of X_∞^i, X_∞^j is ignored, follows from Lemma 16. \square

Lemma 20. *Suppose $i < j$ and $X_n^i, X_n^j \in \text{Act}$. Then $X_\infty^j = \text{dequeued}$ implies that $X_\infty^i = \text{dequeued}$.*

Proof. Suppose the lemma is not true. By Lemma 17, we must have $X_n^i = \text{squashed}$. Consequently, $\text{sr}(i)$ is singular. By Lemma 19, $n < \text{sr}(i) \leq \text{sr}(j)$. Lemma 11 discards all but the possibility $\text{sr}(i) = \text{sr}(j)$. This, however, contradicts the definition of squashed^n (dequeued transactions precede transactions squashed at the same cycle). \square

A.5 Proof of Proposition 1

Lemma 21. $\square \diamond \text{fetched} \neq \langle \rangle$.

Proof. Assume the contrary: $\square \diamond \text{fetched} = \langle \rangle$. It follows then from (10) that $\square \diamond \text{prepared} = \langle \rangle$. Then (11) implies $\square \diamond \text{computed} = \langle \rangle$, and then (12) implies $\square \diamond \text{dequeued} = \langle \rangle$. Now from Ord-Inv 9 we deduce $\square \diamond \text{rpc} = ()$ and reach a contradiction with Fetch-Liv. \square

Lemma 22. $\square \diamond \text{queue} \neq \langle \rangle$.

Proof. Assume, on the contrary, that $\square \diamond \text{queue} = \langle \rangle$. Then, by Ord-Inv 2, $\square \diamond \text{dequeued} = \langle \rangle$ and then, by Ord-Inv 7, $\square \diamond \text{flush} = \text{FALSE}$. Also by Ord-Inv 2, $\square \diamond \text{enqueued} = \langle \rangle$. By Lemma 21, there exists i such that $\text{fetched}^i \neq \langle \rangle$, while $\text{queue}^k = \text{enqueued}^k = \text{dequeued}^k = \langle \rangle$ and $\text{flush}^k = \text{FALSE}$ for all $k \geq i$. Let $x = \text{rpc}^{i+1}$. By Ord-Inv 9, $x \neq ()$, while $\text{rpc}^{i+1} = ()$ for all $k > i + 1$. By Ord-Inv 10, $\text{xpc}^k = x$ for all $k > i$. Now let j be the smallest number greater than i such that $\text{fetched}^j \neq \langle \rangle$; it exists by Lemma 21. We have $\text{pc-rpc}^{i+1} = x$ and, by repeated application of Fetch-Inv 3, $\text{pc-rpc}^j = x$ as well. If T is the first transaction of fetched^j , then $\text{addr}(T) = x$ (Fetch-Inv 2), and then Ord-Inv 3 implies that $\text{enqueued}^{j+1} \neq \langle \rangle$, which is a contradiction. \square

Lemma 23. *All locations occurring in the entries of H_∞ are final.*

Proof. Since each of fetched , prepared and computed can occur at most once in any given column of the history table, none of them can occur in ξ_∞ . We need to eliminate the possibility of occurrences of young , executing and ripe . Assuming the contrary, let k be the smallest integer such that $X_\infty^k = X$ is one of these three and let $m = \text{sr}(k)$. Then $H_\infty^k = (T, X)$ for some T and, by Lemma 10, queue^n begins with a transaction T_n such that $T_n \preceq T$, for all $n > m$.

Case 1: $X = \text{young}$. Now we have $\text{young}^m \neq \langle \rangle$ and so $\text{mature}^n = \langle \rangle$ for all $n \geq m$. This implies $\text{prepared}^n = \langle \rangle$ for all $n \geq m$, directly contradicting Ord-Liv.

Case 2: $X = \text{ripe}$. We have $\text{dequeued}^n = \langle \rangle$ for all $n \geq m$. By Lemma 2, T_m equals T and so is complete. This again contradicts Ord-Liv.

Case 3: $X = \text{executing}$. Note first that, by Ord-Inv 8, $\text{writemem}^m = \text{TRUE}$ if T is a store; indeed, T_n is a store and is not complete since that would imply $X = \text{ripe}$. Secondly, by Lemma 11, all numbers greater than m are regular. Thirdly, since executing^n and computed^n are disjoint, $\text{name}(T)$ does not occur in computed^n for any $n \geq m$. These three facts, combined with Exec-Liv imply that T is not independent. Thus, we have (1) $\text{rOp}_i(T) = \perp$ for some i , or (2) $\text{mrSt}(T) \neq \text{NONE}$. Since $m = \text{sr}(k)$ and $X_m^k = \text{computed}$, it follows that $X_{m-1}^k = \text{prepared}$.

If (1) holds, then by Ord-Inv 4, there exists U in queue^{m-1} such that $\text{rProv}_i(T_{m-1}^k) = \text{name}(U)$. If (2) holds, then, again by Ord-Inv 4, there exists U in queue^n such that $\text{mrSt}(T_{m-1}^k) = \text{name}(U)$. In both cases we have that T_{m-1}^k depends on T_n^j for some $j < k$. Since $j < k$ and all numbers greater than n are regular, we have $X_\infty^j = \text{dequeued}$ and so there exists n such that T_n^j is in computed^n . Then T_n^j also occurs in lingering^n (Exec-Inv 3). By Lemma 18, $\text{name}(T_n^j) = \text{name}(T_{m-1}^j)$, so $T_n^k = T$ depends on T_n^j , contradicting the axiom that a transaction in executing^n cannot depend on any transaction in lingering^n (Exec-Inv 3). \square

Proof of Proposition 1. If i is the ordinal of a transaction in queue^n , Lemma 23 implies that X_∞^i is either dequeued or squashed . It follows then from Lemma 22 that ξ_∞ contains infinitely many entries equal to dequeued or squashed . In other words, the sequence τ_∞^{DS} is infinite. By Lemma 15, this sequence is the concatenation of all sequences $\text{dequeued}^n \# \text{squashed}^n$. Since $\text{dequeued}^n \neq \langle \rangle$ whenever $\text{squashed}^n \neq \langle \rangle$ (by definition of squashed and Ord-Inv 7), it follows that $\text{dequeued}^n \neq \langle \rangle$ for infinitely many values for n , and therefore ξ_∞^{D} is infinite.

A.6 Proof of Proposition 2

Let T_∞^i and T_∞^j be two consecutive elements of τ_∞^{D} . We need to prove that $\text{npc}(T_\infty^i) = \text{addr}(T_\infty^j)$. Let $m = \text{sr}(i)$, $n = \text{sr}(j)$, $m' = \text{nr}(i)$, and $n' = \text{nr}(j)$; by Lemma 19, we have $m \leq n$ and $m' \leq n'$.

First we show that every p between m and n (if it exists) is regular. Assume the contrary: there exists a singular p such that $m < p < n$. Then $\text{dequeued}^p \neq \langle \rangle$, by Ord-Inv 5. Thus, there exists l such that $\text{sr}(l) = p$ and $X_\infty^l = \text{dequeued}$. By Lemma 19, it follows that $i < l < j$, contradicting the assumption that T_∞^i and T_∞^j are consecutive in τ_∞^{D} .

Assume first that T_∞^i is not mispredicting; the other case will be considered separately. Since now $\text{npc}(T_\infty^i) = \text{spc}(T_\infty^i)$, all we need to show is $\text{spc}(T_\infty^i) = \text{addr}(T_\infty^j)$. If $m' = n'$ then $T_{m'}^i$ and $T_{m'}^j$ are members of $\text{fetched}^{m'}$ and both belong to $\text{enqueued}^{m'+1}$. Using Lemma 20, we deduce that these two transactions

must be consecutive in $\mathbf{fetched}^{m'}$. Therefore, $\mathbf{spc}(T_{m'}^i) = \mathbf{addr}(T_{m'}^j)$, by Fetch-Inv 2. Now assume $n' > m'$. Then $T_{m'+1}^i$ is the last element of $\mathbf{enqueued}^{m'+1}$, $T_{n'+1}^j$ is the first element of $\mathbf{enqueued}^{n'+1}$, and $\mathbf{enqueued}^r = \langle \rangle$ for all r between $m' + 1$ and $n' + 1$ (if there are any such r). We claim that all r between m' and n' are regular. We know that all numbers between m' and m are regular (Lemma 11), and that all numbers between m and n are regular (proved above). Thus, the claim fails only if m is singular and $n' > m$. Then T_m^i would be the last transaction in $\mathbf{dequeued}^m$ (because $n > m$ now and $\mathbf{dequeued}^r = \langle \rangle$ for all r between m and n), contradicting the assumption that T_∞^i is not mispredicting.

We can conclude that $\mathbf{xpc}^{m'+1} = \mathbf{spc}(T_{m'}^i)$ from Ord-Inv 10, that $\mathbf{xpc}^{m'+1} = \dots = \mathbf{xpc}^{n'}$ (also from Ord-Inv 10), and that $\mathbf{xpc}^{n'} = \mathbf{addr}(T_{n'+1}^j)$ from Ord-Inv 3. This finishes the proof in the case when T_∞^i is not mispredicting.

Assume finally that T_∞^i is mispredicting. It follows from Ord-Inv 5 that m is singular and also that $\mathbf{xpc}^{m+1} = \mathbf{npc}(T_m^i)$ (Ord-Inv 9 and Ord-Inv 10). It follows also that $n' \geq m$; otherwise T_m^j would exist and would be in \mathbf{active}^m , which is absurd because this sequence must be empty since m is singular.

It follows that $T_{n'+1}^j$ is the first element of $\mathbf{enqueued}^{n'+1}$ and that $\mathbf{enqueued}^r = \langle \rangle$ for every r between m and $n' + 1$. We already know that the numbers between m and $n' + 1$ are all regular, and it follows from the Ord-Inv axioms, similarly as in the previous case, that $\mathbf{xpc}^{m+1} = \dots = \mathbf{xpc}^{n'+1} = \mathbf{addr}(T_{n'+1}^j)$.

We also need to prove that $\mathbf{addr}(T_\infty^1) = \mathbf{pc}_{init}$. We do have $\mathbf{pc}^1 = \mathbf{pc}_{init}$ by Fetch-Init. Let $n = \mathbf{nr}(1)$. By Fetch-Inv 2, $\mathbf{addr}(T_n^1) = \mathbf{pc}^{n-1}$. Since $\mathbf{addr}(T_\infty^1) = \mathbf{addr}(T_n^1)$ (Lemma 18), it suffices to check that $\mathbf{pc}^{n-1} = \mathbf{pc}^1$. In view of Fetch-Inv 3, this reduces to proving $\mathbf{rpc}^m = ()$ for $1 \leq m < n - 1$. The last claim is a consequence of Ord-Inv 9 and simple facts $\mathbf{flush}^m = \mathbf{FALSE}$ and $\mathbf{queue}^m = \langle \rangle$ for all $m < n - 2$.

A.7 Proof of Proposition 3

Lemma 24. *For every $\mathbf{reg} \in \mathbf{Reg}$ and $n \geq 1$,*

$$\mathbf{rf}^n(\mathbf{reg}) = \begin{cases} \mathbf{rRes}(T) & \text{if } T \text{ is the last element in } \tau_n^D \text{ such that } \mathbf{rDest}(T) = \mathbf{reg} \\ \mathbf{rf}_{init}(\mathbf{reg}) & \text{if such } T \text{ does not exist} \end{cases}.$$

Proof. The proof follows from Lemma 16 and Ord-Inv 6. \square

Denote by τ_n° the sequence obtained from τ_n by removing all its elements τ_n^i such that X_n^i is ignored or squashed.

Lemma 25. *Let $\mathbf{prepared} \leq X_m^i, X_n^i \leq \mathbf{dequeued}$. If $m < n$ and T_n^j is the r^{th} register provider of T_n^i in τ_n° , then T_m^j is the r^{th} provider of T_m^i in τ_m° . Also, if T_n^i does not have the r^{th} register provider in τ_n° , then T_m^i does not have the r^{th} provider of in τ_m° .*

Proof. We prove only the first assertion of the lemma. The proof of the second is analogous.

Since $X_m^i \leq X_n^i$ and $X_m^j \leq X_n^j$, neither of X_m^i, X_m^j is **ignored** or **squashed**, so T_m^i, T_m^j are in τ_m° . By Lemma 18, $\text{rSource}_r(T_m^i) = \text{rSource}_r(T_n^i)$ and $\text{rDest}(T_m^j) = \text{rDest}(T_n^j)$. Thus, $\text{rSource}_r(T_m^i) = \text{rDest}(T_m^j)$.

Suppose now k is such that $j < k < i$, T_m^k is in τ_m° , and $\text{rSource}_r(T_m^i) = \text{rDest}(T_m^k)$. Again, by Lemma 18, we have $\text{rSource}_r(T_n^i) = \text{rDest}(T_n^k)$, so T_n^k does not belong to τ_n° . Thus, X_n^k is **ignored** or **squashed**. The only possibility for $X_n^k = \text{ignored}$ would be that $m = n-1$ and $X_m^k = \text{fetched}$, but that contradicts Lemma 17. If $X_n^k = \text{squashed}$, then it would follow that there exists p such that T_p^k belongs to **squashed** ^{p} . This would imply that T_p^i belongs to **squashed** ^{p} , which is not true. \square

Proof of Proposition 3. Suppose T and U are transactions in τ_∞^D such that U is the r^{th} register provider of T . Let i and j be the ordinals of T and U respectively. Denote $H_k^i = (T_k, X_k)$ and $H_k^j = (U_k, Y_k)$. Let $n = \text{sr}(i)$ and let m be the unique integer such that $X_m = \text{prepared}$. From Lemma 11 we have that every k such that $m \leq k < n$ is regular.

By Lemma 16, U_n is the r^{th} provider of T_n in τ_n^D . Then, by Lemma 25, U_m is the r^{th} provider of T_m in τ_m° . By Lemma 17, $Y_m \geq \text{prepared}$. Note also that, being an element of **prepared** ^{m} , T_m belongs to **queue** ^{m} .

Case 1: $Y_m = \text{dequeued}$. By Lemma 17, T_m does not have an r^{th} register provider in **active** ^{m} . It follows, using Lemma 10, that T_m does not have an r^{th} provider in **queue** ^{m} . Let $\text{reg} = \text{rSource}_r(T_m)$. By Ord-Inv 4, $\text{reg} \neq \perp$ and $\text{rOp}_r(T_m) = \text{rf}^m(\text{reg})$. Since U_m is the r^{th} provider of T_m in τ_m° , it follows that U_m is the last transaction in τ_m^D with rDest field equal to reg . It follows from Lemma 24 that $\text{rOp}_r(T_m) = \text{rRes}(U_m)$ and so $\text{rSources}(T) = \text{rRes}(U)$, as required.

Case 2: $Y_m \neq \text{dequeued}$. Now Y_m belongs to **active** ^{m} . Since U_m is the r^{th} provider of T_m in τ_m° , it follows that U_m is the r^{th} provider of T_m in **active** ^{m} as well. From Lemma 10 we deduce that U'_m is the r^{th} provider of T_m in **queue** ^{m} , where $U'_m \preceq U_m$. It follows from Ord-Inv 4 that $\text{rOp}_r(T_m) = \perp$ and $\text{rProv}_r(T_m) = \text{name}(U'_m)$, which immediately implies $\text{rProv}_r(T_m) = \text{name}(U_m)$.

Since $T_m \preceq \dots \preceq T_n$, $\text{rOp}(T_m) = \perp$ and $\text{rOp}(T_n) \neq \perp$, there exists a unique number p such that $m \leq p < n$, $\text{rOp}(T_p) = \perp$, and $\text{rOp}(T_{p+1}) \neq \perp$. Since T_p is incomplete, it belongs to **executing** ^{p} or **prepared** ^{p} . From Lemma 9 we conclude that T_{p+1} is the descendant of T_p . Furthermore, Exec-Inv 5 implies that there exists a transaction V in **executing** ^{p} \cup **lingering** ^{p} such that $\text{rProv}_r(T_p) = \text{name}(U)$ and $\text{rOp}_r(T_{p+1}) = \text{rRes}(V) \neq \perp$. It follows that $\text{name}(V) = \text{name}(U_m)$. We claim that $V = U_p$, which then implies $\text{rOp}_r(T) = \text{rOp}_r(T_{p+1}) = \text{rRes}(U_p) = \text{rRes}(U)$, finishing the proof.

Suppose the claim is not true. Then U_p cannot belong to **active** ^{p} because this sequence contains V and cannot contain two transactions with the same name. It follows that $X_p^j = \text{dequeued}$, so there exists q such that $p < q \leq m$ and U_q is in **computed** ^{q} and so in **lingering** ^{q} . Since T_q belongs to **executing** ^{q}

and $\text{rProv}_r(T_q) = \text{name}(U_q)$, it follows that T_q depends on U_q . This contradicts Exec-Inv 3, finishing the proof of the claim.




Fig. 8. Transactions involved in the resolution of a register dependency (Case 2 of the proof of Proposition 3).

We also need to prove $\text{rOp}_r(T) = \text{rf}_{init}(\text{rSource}_r(T))$ in the case when $T = T_\infty^i$ does not have the r^{th} register provider in τ_∞^D . Let again m be the integer such that $X_m = \text{prepared}$. By Lemma 25, T_m^i does not have the r^{th} provider in τ_m° . As in Case 1 above, we obtain $\text{rOp}_r(T_m^i) = \text{rf}^m(\text{reg})$, where $\text{reg} = \text{rSource}_r(T_m^i)$. Using Lemma 24, we deduce $\text{rf}^m(\text{reg}) = \text{rf}_{init}(\text{reg})$, finishing the proof.

A.8 Proof of Proposition 4

Lemma 26. *Every load in $\text{prepared}^n + \text{executing}^n$ satisfies the condition (LC).*

Proof. By Ord-Inv 4, the mOp field of every load in prepared^n is \perp , so (LC) is true for such loads. Furthermore, every load in executing^n is a descendant of a load in $\text{prepared}^{n-1} \cup \text{executing}^{n-1}$, so by induction on n and using Exec-Inv 4, it follows that these loads also satisfy (LC). \square

Lemma 27. *If computed^n contains a store, then this store is the first transaction in active^n .*

Proof. Suppose the lemma is not true and pick the minimal n that provides a counter-example. Suppose T_n^i is a store in computed^n and T_n^j is the first transaction in active^n , and $j < i$. Pick i so that $i - j$ is smallest.

Let U be the first transaction of queue^n . By Lemma 10 $U \preceq T_n^j$. By Exec-Inv 6, $\text{writemem}^n = \text{TRUE}$ and by Ord-Inv 8, U is an incomplete store. Using Lemma 17, we conclude that T_n^j belongs to executing^n .

Let m be such that T_m^i belongs to prepared^m . By Lemma 19, T_m^j belongs to active^m and so, by Ord-Inv 4, $\text{mrSt}(T_m^i) = \text{name}(T_m^k)$ for some k such that

$j \leq k < i$. Since $\text{mrSt}(T_n^i) \neq \text{mrSt}(T_m^i)$, it follows from Exec-Inv 7 that for some p such that $m < p \leq n$ one has T_p^k in computed^p .

Since T_n^j is in executing^n , T_p^j is not in computed^p , so $k \neq j$. Thus, T_p^k is a store in computed^p and is not a first transaction in active^p . By minimality of n , we have $p = n$ and then a contradiction with the minimality assumption on i . \square

Corollary 28. *If active^n contains a complete store, then it is its first transaction. If dequeued^n contains a store, then it contains only one and it is its first transaction.* \square

Proof. The first statement is an immediate consequence of Lemma 28. For the second, use also Lemma 13 \square

Corollary 29. *If $\text{mem}^{n+1} \neq \text{mem}^n$ then the first transaction S in active^n is a complete store in executing^n and $\text{mem}^{n+1} = \text{mem}^n \cdot S$.*

Proof. The proof follows directly from Exec-Inv 6 and Corollary 28. \square

Lemma 30. *If $\text{computed}^n + \text{ripe}^n$ contains a store S , then $\text{mem}^n = \text{mem}^n \cdot S$.*

Proof. Suppose $S = T_n^i$. Then, for some $m \leq n$, $T_m^i = S$ is in computed^m , and so, by Exec-Inv 6, $\text{mem}^m = \text{mem}^{m-1} \cdot S$. Therefore, $\text{mem}^m \cdot S = \text{mem}^m$. For every p such that $m < p \leq n$, T_p^i is in ripe^p and is the first transaction in active^p . It follows from Corollary 29, that $\text{mem}^p = \text{mem}^m$ for all such p . In particular, $\text{mem}^n = \text{mem}^m$ and the lemma follows. \square

Lemma 31. *For every n , $\text{mem}^n = \text{mem}_{\text{init}} \cdot \tau_n^D$ or $\text{mem}^n = \text{mem}_{\text{init}} \cdot \tau_n^D \cdot S$, where S is a store and is a first transaction of active^n .*

Proof. We argue by induction. The initial case is clearly true. For the induction step, suppose first that $\text{mem}^n = \text{mem}_{\text{init}} \cdot \tau_n^D$. If dequeued^{n+1} is non-empty and contains no store, then $\text{mem}^{n+1} = \text{mem}^n$ by Lemma 29, and $\text{mem}_{\text{init}} \cdot \tau_{n+1}^D = \text{mem}_{\text{init}} \cdot \tau_n^D \cdot \text{dequeued}^{n+1} = \text{mem}_{\text{init}} \cdot \tau_{n+1}^D$ is clear. If dequeued^{n+1} contains a store S , then by Lemma 28, dequeued^{n+1} begins with S and contains no other stores. Being an element of dequeued^{n+1} , S belongs to computed^n or ripe^n (Eq. 12), so by Lemma 29, $\text{mem}^{n+1} = \text{mem}^n$. On the other hand, Lemma 30 implies $\text{mem}^n = \text{mem}^n \cdot S$ and so $\text{mem}^n = \text{mem}^n \cdot \text{dequeued}^{n+1} = \text{mem}_{\text{init}} \cdot \tau_{n+1}^D$. Finally, if dequeued^{n+1} is empty, then $\tau_{n+1}^D = \tau_n^D$ and both $\text{mem}^{n+1} = \text{mem}^n$ and $\text{mem}^{n+1} \neq \text{mem}^n$ are possible. The desired result in the first case follows immediately, and in the second case it follows from Lemma 29.

Assume now the second possibility for the inductive hypothesis: $\text{mem}^n = \text{mem}_{\text{init}} \cdot \tau_n^D \cdot S$, where S is a store and is a first transaction of active^n . Lemma 29 implies $\text{mem}^{n+1} = \text{mem}^n$. If dequeued^{n+1} is empty, the result immediately follows. If dequeued^{n+1} is non-empty, then it begins with S and contains no other stores, so $\text{mem}^{n+1} = \text{mem}^n = \text{mem}_{\text{init}} \cdot \tau_n^D \cdot S = \text{mem}_{\text{init}} \cdot \tau_n^D \cdot \text{dequeued}^{n+1} = \text{mem}_{\text{init}} \cdot \tau_{n+1}^D$. \square

Lemma 32. *If T is a load or store in $\text{prepared}^n + \text{executing}^n$ and U is the most recent store of T in active^n , then either (1) U is in $\text{prepared}^n + \text{executing}^n$ and $\text{mrSt}(T) = \text{name}(U)$, or (2) U is in $\text{computed}^n + \text{ripe}^n$ (and therefore is the first transaction in active^n) and $\text{mrSt}(T) = \text{NONE}$.*

Proof. Let $T_n^i = T$ and $T_n^j = U$. Let m be such that T_m^i is in prepared^m . Then T_m^j is in active^m and so $\text{mrSt}(T_m^i) = \text{name}(T_m^k)$, where T_m^k is the most recent store for T_m^i in active^m . We claim that $k = j$. Otherwise, using Exec-Inv 7 we would obtain T_p^k in computed^p for some $p \leq n$, contradicting Corollary 28. The lemma now follows from Exec-Inv 7 and Corollary 28. \square

Corollary 33. *Let T be a load or store in $\text{prepared}^n + \text{executing}^n$ and let ϕ be the store chain of T in this set. Then ϕ is equal to the sequence of stores in $\text{prepared}^n + \text{executing}^n$ that precede T in active^n .* \square

Lemma 34. *Let L be a load in $\text{prepared}^n + \text{executing}^n$ and let ψ be the prefix of active^n consisting of transactions preceding L . Then $\text{mOp}(L) \preceq (\text{mem}^n \cdot \psi)(\text{mSource}(L))$.*

Proof. By Lemma 26, $\text{mOp}(L) \preceq (\text{mem}^n \cdot \phi)(\text{mSource}(L))$, where ϕ is the store chain of L in $\text{prepared}^n + \text{executing}^n$. Let ψ_0 be the sequence obtained by deleting from ψ all transactions which are not stores. Clearly, $\text{mem}^n \cdot \psi = \text{mem}^n \cdot \psi_0$. By Corollary 28, all transactions in ψ_0 are in $\text{prepared}^n + \text{computed}^n$, except possibly the first store (say, S), which may belong to $\text{computed}^n + \text{ripe}^n$. By Lemma 33, we have $\psi_0 = \phi$ in the first case, and $\psi_0 = \langle S \rangle \# \phi$ in the second. By Lemma 30, $\text{mem}^n \cdot \phi = \text{mem}^n \cdot \psi_0$, finishing the proof. \square

Lemma 35. *Let α and β be transaction sequences such that $\alpha \preceq \beta$. Let mem be an element of type $\mathbf{IAddr} \rightarrow \mathbf{Value}$ and addr an element of type \mathbf{IAddr} . Then $(\text{mem} \cdot \alpha)(\text{addr}) \preceq (\text{mem} \cdot \beta)(\text{addr})$.*

Proof. By direct examination. \square

Proof of Proposition 4. Suppose L is a load in τ_∞^D . Let θ be the prefix of τ_∞^D consisting of transactions that precede L . We will prove that $\text{mOp}(L) = (\text{mem}_{\text{init}} \cdot \theta)(\text{mSource}(L))$. It is easy to see that this would imply Proposition 4.

Let i and be such that $L = T_\infty^i$ and let n be the largest number such that T_n^i is in $\text{prepared}^n + \text{executing}^n$. Thus, T_{n+1}^i is in computed^{n+1} and it follows from Exec-Inv 7 that $\text{mOp}(T_n^i) \neq \perp$. Thus, $\text{mOp}(T_n^i) = \text{mOp}(L)$ and $\text{mSource}(T_n^i) = \text{mSource}(L)$.

From Lemma 34 we then obtain $\text{mOp}(L) \preceq (\text{mem}^n \cdot \psi)(\text{mSource}(L))$, where ψ is the prefix of active^n consisting of transactions preceding L . By Lemma 31, mem^n is equal to either $\text{mem}_{\text{init}} \cdot \tau_n^D$ or $\text{mem}_{\text{init}} \cdot \tau_n^D \cdot S$, where the store S is the first transaction of active^n . Since ψ is a prefix of active^n (and L is not a store), it follows that $\text{mem}^n \cdot \psi = \text{mem}_{\text{init}} \cdot \tau_n^D \cdot \psi$.

By Lemma 20, all transactions of ψ are eventually dequeued. Thus, $\tau_n^D \# \psi \preceq \theta$. Using Lemma 35, we finally obtain $\text{mOp}(L) \preceq (\text{mem}_{\text{init}} \cdot \theta)(\text{mSource}(L))$, which must be equality because $\text{mOp}(L) \neq \perp$.